

MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS 1963 4

ASD(ENA)-TR-82-5031 VOLUME VII

(3)


2nd AFSC STANDARDIZATION CONFERENCE

COMBINED PARTICIPATION BY:
DOD-ARMY-NAVY-AIR FORCE-NATO



30 NOVEMBER - 2 DECEMBER 1982 TUTORIALS: 29 NOVEMBER 1982

DAYTON CONVENTION CENTER DAYTON, OHIO



AD-A142 782

TUTORIAL

MIL-STD-1750
16 BIT INSTRUCTION SET ARCHITECTURE



Approved for Public Release Distribution Unlimited

84 : ·

NOTICE

When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely related Government procurement operation, the Unite! States Government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture use, or sell any patented invention that may in any way be related thereto.

This report has been reviewed by the Office of Public Affairs (ASD/PA) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nations.

This technical report has been reviewed and is approved for publication.

eggeng L Pesler

Vice Chairman

2nd AFSC Standardization Conference

ERWIN C. GANGL Chief, Avionics Systems Division Directorate of Avionics Engineering

FOR THE COMMANDER

ROBERT P. LAVOIE, COL, USAF

Director of Avionics Engineering

Deputy for Engineering

"If your address has changed, if you wish to be removed from our mailing list, or if the addressee is no longer employed by your organization please notify ASD/ENAS W-PAFB, OH 45433 to help us maintain a current mailing list".

Copies of this report should not be returned unless return is required by security considerations, contractual obligations, or notice on a specific document.

UNCLASSIFIED
SECURITY CLASS.FICATION OF THIS PAGE When Date Entered)

REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM			
,	3. RECIPIENT'S CATALOG NUMBER			
4. TITLE (and Subtitle) Proceedings Papers of the Second AFSC Avionics	5. TYPE OF REPORT & PERIOD COVERED Final Report 29 November - 2 December 1982			
Standardization Conference	6. PERFORMING ORG. REPORT NUMBER			
7 AUTHOR(*) Editor: Cynthia A. Porubcansky	8. CONTRACT OR GRANT NUMBER(s)			
9. PERFORMING ORGANIZATION NAME AND ADDRESS HQ ASD/ENAS Wright-Patterson AFB OH 45433	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS			
11. CONTROLLING OFFICE NAME AND ADDRESS HQ. ASD/ENA	12. REPORT DATE November 1982			
Wright-Patterson AFB OH 45433	13. NUMBER OF PAGES			
14. MONITORING AGENCY NAME & ADDRESS(II dillerent from Controlling Office) 15. SECURITY CLASS. 'of this report) Unclassified 15a. DEGLASSIFICATION DOWNGRADING				
15a. DECLASSIFICATION DOWNGRADING SCHEDULE 16. DISTRIBUTION STATEMENT (of this Report)				
17. DISTRIBUTION STATEMENT (of the ebatract entered in Block 20, if different from Report) N/A				
18. SUPPLEMENTARY NOTES				
N/A				
19 KEY WORDS (Continue on reverse side if necessary and identify by block number) Computer Instruction Set Architecture, Multiplexing, Compilers, Support Software, Data Bus, Rational Standardization, Digital Avionics, System Integration, Stores Interface, Standardization, MIL-STD-1553, MIL-STD-1589 (JOVIAL), MIL-STD-1750, MIL-STD-1760, MIL-STD-1815 (ADA), MIL-STD-1862 (NEBULA).				
20 ABSTRACT Continue on reverse elde it necessary and identity by block number; This is a collection of UNCLASSIFIED papers to be do of the Second AFSC Avionics Standardization Conference Dayton, Ohio. The scope of the Conference includes approved embedded computer hardware/software and relievel as standard subsystems used within the Tri-Servitheme of the conference is TRational Standardization as the pros and cons of standardization are highlighted.	the complete range of DoD lated interface standards as vice community and NATO. The			

DD 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED

This is Volume 7

Volume 1 Proceedings pp. 1-560
Volume 2 Proceedings pp. 561-1132
Volume 3 Governing Documents
Volume 5 MIL-STD-1553 Tutorial
Volume 6 MIL-STD-1679 Tutorial
Volume 7 MIL-STD-1750 Tutorial
Volume 8 MIL-STD-1815 Tutorial
Volume 9 Navy Case Study Tutorial

PROCEEDINGS OF THE

2nd AFSC STANDARDIZATION CONFERENCE

30 NOVEMBER - 2 DECEMBER 1982

DAYTON CONVENTION CENTER DAYTON, OHIO

Sponsored by:

Hosted by:

Air Force Systems Command

Aeronautical Systems Division

FOREWORD

THE UNITED STATES AIR FORCE HAS COMMITTED ITSELF TO "STANDARDIZATION." THE THEME OF THIS YEAR'S CONFERENCE IS "RATIONAL STANDARDIZATION," AND WE HAVE EXPANDED THE SCOPE TO INCLUDE US ARMY, US NAVY AND NATO PERSPECTIVES ON ONGOING DOD INITIATIVES IN THIS IMPORTANT AREA.

WHY DOES THE AIR FORCE SYSTEMS COMMAND SPONSOR THESE CONFERENCES? BECAUSE WE BELIEVE THAT THE COMMUNICATIONS GENERATED BY THESE GET-TOGETHERS IMPROVE THE ACCEPTANCE OF OUR NEW STANDARDS AND FOSTERS EARLIER, SUCCESSFUL IMPLEMENTATION IN NUMEROUS APPLICATIONS. WE WANT ALL PARTIES AFFECTED BY THESE STANDARDS TO KNOW JUST WHAT IS AVAILABLE TO SUPPORT THEM: THE HARDWARE; THE COMPLIANCE TESTING; THE TOOLS NECESSARY TO FACILITATE DESIGN, ETC. WE ALSO BELIEVE THAT FEEDBACK FROM PEOPLE WHO HAVE USED THEM IS ESSENTIAL TO OUR CONTINUED EFFORTS TO IMPROVE OUR STANDARDIZATION PROCESS. WE HOPE TO LEARN FROM OUR SUCCESSES AND OUR FAILURES; BUT FIRST, WE MUST KNOW WHAT THESE ARE AND WE COUNT ON YOU TO TELL US.


AS WE DID IN 1980, WE ARE FOCUSING OUR PRESENTATIONS ON GOVERNMENT AND INDUSTRY EXECUTIVES, MANAGERS, AND ENGINEERS AND OUR GOAL IS TO EDUCATE RATHER THAN PRESENT DETAILED TECHNICAL MATERIAL. WE ARE STRIVING TO PRESENT, IN A SINGLE FORUM, THE TOTAL AFSC STANDARDIZATION PICTURE FROM POLICY TO IMPLEMENTATION. WE HOPE THIS INSIGHT WILL ENABLE ALL OF YOU TO BETTER UNDERSTAND THE "WHY'S AND WHEREFORE'S" OF OUR CURRENT EMPHASIS ON THIS SUBJECT.

MANY THANKS TO A DEDICATED TEAM FROM THE DIRECTORATE OF AVIONICS ENGINEERING FOR ORGANIZING THIS CONFERENCE; FROM THE OUTSTANDING TECHNICAL PROGRAM TO THE UNGLAMOROUS DETAILS NEEDED TO MAKE YOUR VISIT TO DAYTON, OHIO A PLEASANT ONE. THANKS ALSO TO ALL THE MODERATORS, SPEAKERS AND EXHIBITORS WHO RESPONDED IN SUCH A TIMELY MANNER TO ALL OF OUR PLEAS FOR ASSISTANCE.

ROBERT P. LAVOIE, COL, USAF

DIRECTOR OF AVIONICS ENGINEERING

DEPUTY FOR ENGINEERING





DEPARTMENT OF THE AIR FORCE

HEADQUARTERS AIR FORCE SYSTEMS COMMAND ANDREAS AIR FORCE BASE DC 20884

28 AUG 1982

ing a

- -

, a. ec-

Second AFSC Standardization Conference

ASD/CC

- 1. Since the highly successful standardization conference hosted by ASD in 1980, significant technological advancements have occurred. Integration of the standards into weapon systems has become a reality. As a result, we have many "lessons learned" and cost/benefit analyses that should be shared within the tri-service community. Also, this would be a good opportunity to update current and potential "users." Therefore, I endorse the organization of the Second AFSC Standardization Conference.
- 2. This conference should cover the current accepted standards, results of recent congressional actions, and standards planned for the future. We should provide the latest information on policy, system applications, and lessons learned. The agenda should accommodate both government and industry inputs that criticize as well as support our efforts. Experts from the tri-service arena should be invited to present papers on the various topics. Our AFSC project officer, Maj David Hammond, HQ AFSC/ALR, AUTOVON 858-5731, is prepared to assist.

ROBERT M. BOND, Lt Gen, USAE

Vice Commander

PRECEDING PAGE MANK-NOT FILMED

ν

MIL-STD-1750 16 BIT INSTRUCTION SET ARCHITECTURE

Instructor: Jim A. James
Control Data Corporation

ABSTRACT

The MIL-STD-1750 tutorial is intended to aid those newcomers to the 1750 arena including users and implementers. A brief introduction to the Standard is presented followed by an overview of the instruction set architecture (ISA) and concluded with several selected topic discussions. The introduction includes a brief historical background of the Standard, its scope, its flexibilities, its control procedures, and basic definitions used within it. The ISA overview provides comments and notes on the register structures, data and instruction formats, addressing modes, interrupt priorities, and processor initialization. Selected topics from the Standard are elaborated upon including: expanded memory addressing, I/O operations, interrupt sequencing, and faults or exception handling. Time is allocated during the tutorial presentation for questions and answers with the depth of these discussions dependent on interest and time constraints.

BIOGRAPHY

Mr. James is presently Manager of Advanced Technology at the Government Systems Aerospace organization of Control Data Corporation.

Mr. James received his BSEE from the University of Wisconsin in 1963 and has been with Control Data in their military computer architecture activities since that time. He has been the principle architect on a history of various computer developments, the latest including the Navy AN/AYK-14 Standard Airborne Computer. He is also presently chairman of the MIL-STD-1750 User's Group Architecture Committee.

PRECEDING PAGE MANK-NOT FILED

MIL-STD-1750 TUTORIAL OUTLINE

- INTRODUCTION
- 1750A ISA OVERVIEW
- SELECTED TOPIC DISCUSSIONS
- I/O OPERATIONS

EXPANDED MEMORY ADDRESSING

- INTERRUPT SEQUENCING
- FAULT HANDLING

JIM A. JAMES
M.S. HQM927
CONTROL DATA CORP.
Box 609
MPLS., MN. 55440
612-853-4882

GD CONTROL DATA CORPORATION

MIL-STD-1750A BACKGROUND


- DAIS COMPUTER (MESTINGHOUSE)
- MIL-STD-1750 (WESTINGHOUSE & SPERRY UNIVAC)
- Mil-Std-1750A (User's Group Influence)
- MIL-STD-1750A (USAF) DATED 2 JULY 1980

 MIL-STD-1750A (USAF) PROPOSED NOTICE 1

PRESENTLY ACTIVE VERSION

DATED Nov. 1981

STANDARDIZATION CHALLENGE



ACQUISITION STRATEGY?

INSTRUCTION SET ARCHITECTURE (ISA) ASPECTS

(THE COMPUTER AS THE MACHINE LANGUAGE PROGRAMMER SEES IT---SOFTWARE VIEW OF RESOURCES--MORE THAN JUST THE INSTRUCTION SET)

- Information Encoding Scheme
- REGISTER STRUCTURES
- ADDRESSING
- INTERFACING CONTROL
- INSTRUCTION REPERTOIRE
- CONTEXT DEFINITION AND SEQUENCING

(Independent of Implementation Schemes and Technologies)
(Not a Computer "Spec")

COMPUTER SPECIFICATION ISSUES NOT ADDRESSED BY MIL-STD-1750A

- INTEGRATED CIRCUIT TECHNOLOGY
- FORM FACTOR (SIZE, WEIGHT, MOUNTING, ETC.)
- POWER
- PERFORMANCE AND THROUGHPUT
- RELIABILITY
- MAINTAINABILITY
- ELECTRICAL AND MECHANICAL INTERFACE DETAILS (CONNECTORS, PROTOCALS, ETC.)
- ENVIRONMENTAL REQUIREMENTS (THERMAL, NUCLEAR, SALT SPRAY, VIBRATION, ETC.)

(IMPLEMENTATION INDEPENDENT)

MIL-STD-1750A GOALS

- "GOLD STANDARD" BY WHICH MULTIPLE COMPETITIVE IMPLEMENTATIONS OF VARYING TECHNOLOGIES MAY BE DEFINED.
- EXPLICIT DEFINITION OF RESOURCES
- UNAMBIGUOUS --- NOT OPEN TO INTERPRETATION
- VERIFICATION OR VALIDATION PROCEEDURE WHICH MATCHES "GOLD STANDARD"
- CAPTURE AND RE-USE SUPPORT SOFTWARE---MINIMIZE SUPPORT SOFTWARE **PROLIFERATION**
- ENABLE PARALLEL DEVELOPMENT OF SOFTWARE AND HARDWARE ON NEW PROGRAMS
- PROVIDE COMPETITIVE IMPLEMENTATION DEVELOPMENT
- CAPTURE EVOLVING IMPLEMENTATION TECHNOLOGY ADVANCEMENTS
- SHARE OPERATIONAL SOFTWARE AMONG SUBSYSTEMS/PLATFORMS???

MIL-STD-1750A APPLICATION TAILORING OPTIONS/FLEXIBILITY AREAS

■ MEMORY

- EXPANDED ADDRESSING --- IN "PARTIALS"

MEMORY PARITY

BLOCK PROTEST

START-UP ROM

1/0

- INTELLIGENCE LEVELS

CHANNEL TYPES, PROTOCALS, ETC.

MEMORY INTERFACING SCHEMES

INTERRUPTS

- EXPANSION OF SPARES

BUILT-IN-FUNCTIONS (BIF)

- ARITHMETIC ALGORITHMS (APPLICATION DEPENDENT)

- EXECUTIVE FUNCTIONS (IMPROVE RESPONSE AND OVERHEAD PERFORMANCE?)


- ADD ISA FEATURES

- ESCAPE ISA

Discouraged

MIL-STD-1750 MILITARY ('SER'S GROUP (MUG)

- GOVERNMENT/INDUSTRY FORUM ON MIL-STD-1759
- REVIEW RELATED ACTIVITIES
- STD ISSUES (VIA STANDING COMMITTEES, SPECIAL COMMITTEES, & FULL GROUP)
- SHARE IMPLEMENTATION INFORMATION
- SHARE APPLICATION INFORMATION
- Focus on Maturing Mil.-Stb-1750
- 4 STANDING COMMITTEES
- ARCHITECTURE
- STANDARDS
- SOFTWARE TOOLS
- VERIFICATION
- MEET 3 TO 4 TIMES PER YEAR
- HOSTED BY INDUSTRY ORGANIZATIONS
- 2 DAYS PER MEETING



MIL-STD-1750A ISA OVERVIEW

16-BIT GENERAL REGISTER ARCHITECTURE WITH FOLLOWING GENERAL CHARACTERISTICS:

- 16/32-BIT INSTRUCTIONS
- 16/32-BIT FIXED POINT DATA, 32/48-BIT FLOATING POINT DATA
- MULTIPLE ADDRESSING MODES FOR REGISTER, LITERAL, AND MEMORY ACCESS
- 16-BIT ADDRESS RANGE WITH PAGING EXPANSION AND PROTECTION
- BIF INSTRUCTION "EXCAPE/EXPANSION" PROVISION
- FLEXIBLE 1/0 CONTROL FRAMEWORK
- VECTORED INTERRUPTS AND EXCEPTIONS
- OPTIONAL IMPLEMENTATION PROVISIONS ON SOME FEATURES

MIL-STD-1750A REGISTER SUMMARY		INPUT/OUTPUT INTERRUPT CODE REGISTER(OPTIONAL)		MFSR MEMORY FAULT STATUS REGISTER (OPTIONAL)		IER
	RO 16 GENERAL REGISTERS R15	IC INSTRUCTION COUNTER	STATUS WORD	FAULT REGISTER	MK INTERRUPT MASK	PI PENDING INTERRUPT REGISTER

MIL-STD-1750A STATUS WORD AND FAULT REGISTER FORMATS

_	CS	٠,	-	Rese	rved	_		PS		_	Reserved PS			-
0		1 1 1	3.4	# E	} ! !	7 8 11 12	! ! !	₽ 1 1	f ! ? !	11 12	12) 		15
					STA	STATUS WORD	WOR!	0						
0 1		?	4	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	9	,	8	6	10	11	12	13	14	15
The Maps		PAR	PAHIIY	PAHITY 1/0 SPARE	ISPI	SPARE J	1 1 1	TULFGAL	TLUEGAL	1	RES. BITE		116	<u> </u>

FAULT REGISTER

MIL-STD-1750A OPTIONAL REGISTERS

1.58		16
	Channel Code	
	Chann	
		7 8
	Spare	
MSB	-	•

101C REG.

| LPA | RESERVED | 110 | AS | 0 3 4 10 11 12 16

MFSR

MIL-STD-1750A DATA FORMATS

	MSB		T 28	
	181	1 1 1 1 1	1	
	0 1	1	15	
	SINGLE PR	SINGLE PRECISION FIXED POINT	POINT	
MSB				1.58
181	(HSW)	1 1 1 1 1 1 1 1 1 1 1 1	(HS1)	; — ; ; ;
1 0	1	15 16	() ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	31
	DOUBLE PRE	DOUBLE PRECISION FIXED POINT	POINT	
MSB			LSB MSB	1 58
181	Mantissa		Exponent	-
0 1	! !		,	31

FLOATING POINT

1 1 1		-	47
	Mantissa	57	.2
1	_	int	31 3
1 1 1 1 1 1 1 1 1 1		fxponent	23 24
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Mantissa	MS	1 1 2 4 7 7 4 1 1
1 1 1 1 1 1 1	 	ISI	0 1

EXTENDED PRECISION FLOATING POINT

MIL-STD-1750A SHORT INSTRUCTION FORMATS

881	MSB LSB
GR1 GR2	Opcode Op.Fx.
7 8 11 12 15	0 7 8 7 35
REGISTER-TO-REGISTER	SPECIAL
887	MSB
Displacement	Opcode BR Op.Fx. RX
7 8 15	0 5 6 7 8 11 12
INSTRUCTION COUNTER RELATIVE	BR = 0 implies general register 12
8\$1	BR = 1 implies general register 13
BR Displacement	BR ≠ 2 implies general register 14
7 8 15	BR = 3 implies general register 15
0 implies general register 12	RX = 0 implies no indexing
1 implies general register 13	BAWE RELATIVE INDEXED
= 2 implies general register 14	
BR = 3 implies general register 15	
BASE RELATIVE	

MIL-STD-1750A LONG INSTRUCTION FORMATS

	Speade	GR1	F,		15-8:t	GR1 RX 15-Bit Address Field	ie ld	_ :
္င		1 8	11 12 15 16		9	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	31
			٦.	LONG				
ž	MSB							158
	Optode	Opende GRI Op.Fx 16 Bit Immediate Data	1 00 E	-	16 Bit	GR1 Op.Ex 16-Bit Immediate Data	Data	_
			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1	,

IMMEDIATE OPCODE EXTENSION

MIL-STD-1750A ADDRESSING MODES

	* 1		DINIMO DOSTATAD (DS)	(60) uer	DISTAGE AS	DINING ADDRESS (DA)	\$0.13
	:	,		z	:	11 Pt per D 2	
		## AP					February Precision
Color Colo							1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	÷		î	(1-14-14)	:	-	1000 to 1000 1
		2 22					
1		4 1 m					
	. 10			[A.(A)] A-1-(A1)]	<u></u>	A.(H) A.1.(R)	
The control of the late of t		=					
1	3 Merses Indirect	V 1 12 14 70					
	.÷ <u>≠</u>		##;{##111	[[2]([1]),[s.(n1)+1]		[4.(42]] [4.(42)]-1	
	designation of the same of the	11 51 41 1	 -				
		:					
				:	:	:	
		7 4 11 12 16 16					·
The Resp. Control	B 614'-:b14						·
	<u>.</u>		Î.	:::	::	::	. _
	I lower tate Based						
1 1 1 1 1 1 1 1 1 1	**,1,1**	1 1 1 va 1 30 1					
Contract Cot	.41.		:::	:::	:	:	
		41 11 15 16					
	Parties	1 - 40 -					
	. 85.7.		: :		:	•	
		_ :					
	• IC belative						
			:	:	(1 36.4	:	(.1.0,21.
		• • • •					Gara * e 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1		t no test 3 o t					
1 0 C 10 (80.) (0.)	•	21.88.88	(00-(01))	[(11) 110-11-(11)]	().(0	(44)-1-04-(14)	67.20
[[[] [] [] [] [] [] [] [] []							·
PA-0 (R) [-0-0-0]	1,41.15.1	Table to the last of a last					
		Port (B) (Total of)	((44))	((am) (m) (m)-1-(m))		(00) (00)-1 (00) (00)-1	

MIL-STD-1750A INTERRUPT DEFINITION TABLE

Interrupt Number	Interrupt Mask Bit Wember	Interrupt Linkage Pointer Address (Hex)	Interrupt Service Pointer Andress (Hex)	
0	0	20	21	Power Down (cannot be masked or disabled)
-		52	23	Machine firor (cannot be disabled)
7	2	54	52	Spare
e	e	58	23	Floating Point Overflow
4	*	.88	62	fixed Point Overflow
S.		∀ 2	88	Executive Call (cannot be masked or disabled)
9	6))	50	Floating Point Underflow
,	^	- 3E	5Ł	Timer A (if implemented)
60	60	30	31	Spare
6	o.	32	33	finer 8 (if implemented)
10	9	34	39	Ѕраге
11		36	37	Spare
12	21	38	66	Input/Output level 1 (if implemented)
13	E1	¥ .	38	Spare
*	.	э Э	30	Input/Output Livel 2 (if implemented)
91	9	36	 3:	Spare

Motes: Interrupt number 0 has the hyghest priority. Priority decreases with increasing interrupt number.


MIL-STD-1750A PROCESSOR RESET STATE DEFINITIONS


Condition After Reset	All zeros All zeros All zeros All zeros All zeros Indeterminate	Disabled Started and all zeros Group O enabled All zeros Zero Zero Exact logical to physical Disabled and all zeros Indeterminate Started All zeros
<u>Register/Device/Eunction</u>	Instruction Counter Status Word Fault Register Pending Interrupt Register Interrupt Mask Register General Registers	Interrupts limers A & B Page Registers Page Registers Al Field Page Registers W Field Page Registers E Field Page Registers PPA Field Memory Protect RAM Start Up ROM DMA Enable Input Discretes Trigger Go Indicator Discrete Outputs

¹ If implemented (optional) ² Main Memory Globally Protected

EXPANDED ADDRESSING GENERAL OVERVIEW


- VIRTUAL VS. MAPPED EXPANSION
- PAGING DESIGN TRADE-OFF ISSUES
- LOGICAL ADDRESS PARTITIONING AND ORGANIZATION
- INTERRUPT AND SOFTWARE CALL CONTEXT SWITCHING AND INTEGRITY
- SECURITY AND USAGE PROFECTION
- PAGE MANAGEMENT SOFTWARE OVERHEAD
- POWER SEQUENCING AND VOLATILITY ASPECTS AND INTEGRITY
- SUPPORT SOFTWARE IMPLICATIONS
- PAGE MAPPING MECHANISM







1750A EXPANDED ADDRESSING FEATURES REVIEW


- ORGANIZATION
- ADDRESS PARTITIONING (4K PAGE SIZE, 20-BIT PHYSICAL ADDRESS)
- SETS AND GROUPS AND SELECTION
- FORMATS AND FIELDS
- LOCK AND KEY SCHEME
- INITIALIZATION
- INTERRUPTS AND CONTEXT SWITCHING
- PARTIAL IMPLEMENTATION OPTIONS






LOCK E IS "COMMON" TO ALL KFYS







I/O ADDRESSING SCHEMES

- DIRECT PHYSICAL
- VIA CPU PAGING WITH INDEPENDENT ADDRESS STATE(S) AND KEY(S)
- ADDITIONAL GROUP(S) OF PAGE FILES
- OTHER?







LOCK AND KEY USAGE APPLICABILITY

- a NOT "NH.ED-TO-KNOW" SECURITY
- HARDWARE/SOFTWARE FAULT PROTECTION
- DEBUG/TEST TOOL
- SOFTWARE MAINTENANCE

DEMAND PAGING AND DYNAMIC ALLOCATION

- APPLICABILITY
- "PRECISE INTERRUPT" REQUIREMENTS
- "MODIFIED" OR "WRITE" STATUS BITS

SUPPORT SOFFWARE IMPLICATIONS

34

LOADERZLINKER

• OTHER

一般の これの関係を必要をいるのである。 いっこうかん ないのしょう アルカ 大変関係の関係を持ちませる

COMPTHER

-
$\stackrel{\smile}{\vdash}$
<u></u>
$\mathbf{\Sigma}$
\boldsymbol{z}
ASS I GNMF I
\propto
2
SPACE
\overline{z}
ACE
SPACE
\circ
COIMMAND
COMMA
=
=
\Box
0
0/1
_
7507
\asymp
7
$\overline{}$
ì
STD-
=
S
٠,
Ξ

<u>Usan</u> e	<u>9349</u> c P10		Spare Processor & Auxiliary Register Control Reserved			Spare	Processor & Auxiliary Register Control		רטית - לנס	Memory Protect RAM	Memory Protect RAM Memory Address Extension (page register commands)		Spare				
	_'	` _	_'	` _		,	` .	,	` _		_'	` _		_'	` _	,	` _
Indul	80xx	83XX	84XX	9F XX	AOXX	A1XX	AFXX	вохх	BFXX	COXX	C1XX	CF XX	DOXX	DIXX	D2XX	D3XX	FFXX
Output	XX00	03XX	04XX	1FXX	20XX	21XX	2FXX	30xx	ЗҒХХ	40 X X	41XX	4FXX	50XX	61XX	52 X X	53XX	7 F X X

MIL-SID-1750A INPUT/OUTPUT INSTRUCTIONS

- 最いまして、原理に含む、利きのでは、1960年の1960年の1960年の1970年の1970年の1970年の1970年の1970年の1970年の1980年の19

		1			: -
	16	CED.		16	ADDR
TOOLS OF TOOL	8 4 4	48 RA RX	LOPENATZØPCODE.	83	49 RA RX
TROWING		XIO RAJUMBIRX	31NôN NW		VIO KA, ADDR. RX
AUPR MODE	;	E W	ADDR MODE	ć	XO

DESCRIPTION: The vectored aguit/output instruction performs the I/O opcision as specified by the input/output vector table starting at the derived address, DA, as shown fieldow;

Vector Select	
Vector Select	
Vector Select	
Oata	
Oata)	
	one data word for each bit
	set in the vector salect
_	


VIO USAGE EXAMPLES

- BLOCK OF COMMANDS TO SAME DEVICE
- PAGE REGISTERS
- PROTECT RAM
- I/O CHANNEL CONTROL REGISTERS
- SAME COMMAND TO SERIES OF DEVICES
- RESET SEVERAL DEVICES
- INITIALIZE SEVERAL DEVICES
- ENABLE INTERRUPTS ON SEVERAL DEVICES
- STORE STATUS FROM SEVERAL DEVICES

MIL-STD-1750A INTERRUPT LINKAGE POINTER AND SERVICE POINTER DEFINITIONS

1、は実際時代に対すった。これに、中では、大量は、個別などの解析者が発展なりを提出した。 日本語の音楽的などの意思、母素とも表現でするこれが、これでは、日本教育的でしても、最近の法

٠ - ر	\ Computer > status at	/ the time of / interrupt /			\ Computer > status to	/ start service / routine /
-> Old Interrupt N	Old Status Word	Old Instruc.	: : : : : : : : : : : : : : : : : : :	New Interrupt \	New Status Word	New Instruc.
· · · · · · · · · · · · · · · · · · ·	Service Pointer 0	Linkage	Service Pointer 1		Linkage Pointer 15	Service Pointer 15
Interrupt 0> Linkage		Interrupt 1> Linkage	1		Interrupt 15-> Linkage Pointer	:



MIL-STD-1750A INTERRUPT RECOGNITION SEQUENCE

STEP 1. SAVE OLD CONTEXT (MK, SW, AND IC) IN TEMP.


STEP 2. SET PS=0 AND AS=0 IN RESPECTIVE FIELDS OF SW.

FETCH LINKAGE POINTER AND SERVICE POINTER PER PRIORITY INTERRUPT VECTOR, STEP 3,


STEP 4. FETCH NEW CONTEXT PER OBTAINED SERVICE POINTER.

STEP 5. ESTABLISH NEW CONTEXT (PK, SW AND IC)

STORE TEMP (OLD CONTEXT) PER OBTAINED LINKAGE POINTER, STEP 6.



MIL-STD-1750A FAULT REGISTER BIT DEFINITIONS



BIT 2: MEMORY PARITY FAULT

PIO CHANNEL PARITY FAULT B1T 3: B1T 4:

DMA CHANNEL PARITY FAULT


MIL-STD-1750A FAULT REGISIER BIT DEFINITIONS

GATE MFSR WHEN SET 13 14 15 IRES. I 9 10 11 TLLFGAL PARITY | I/O |SPARE| PROFFEE |

ILLEGAL I/O COMMAND FAULT. AN AFFEMPT HAS BEEN MADE TO EXECUTE AN UNIMPLEMENTED OR RESERVED I/O COMMAND. BIT 5:

PIQ TRANSMISSION FAULT. OTHER 1/3 ERROR CHECKING DEVICES, IF USFD, MAY BE ORED INTO THIS BIT TO INDICATE AN ERROR. Віт 5:

MIL-STD-1750A FAULT REGISTER BIT DEFINITIONS



ILLEGAL ADDRESS FAULT. A MEMORY LOCATION HAS BEEN ADDRESSFD WHICH IS NOT PHYSICALLY PRESENT. B17 8:

AN ALTEMPT HAS BEEN MADE 10 EXECUTE ILLEGAL INSTRUCTION FAULT. RESERVED CODE, B11 9:

BIT 10: PRIVILEGED INSTRUCTION FAULT. AN ATTEMPT HAS BEEN MADE TO EXECUTE A PRIVILEGED INSTRUCTION WITH PS/=0,

BIT 11: ADDRESS STATE FAULT. AN ATTEMPT HAS BEEN MADE TO ESTABLISH AN AS VALUE FOR AN UNIMPLEMENTED PAGE REGISTER SET,

MIL-SID-1750A FAULT REGISTER BIT DEFINITIONS

THE CONTROL THE STORMAN SECTION OF THE CONTROL OF T

GATE MISR WHEN			
3 ≃			
S ₩			
ш			
6A I			
!			;
1	15	: !	1
	14	<u> </u>	1
	13	. ED:	1 1 1
1 1 2	12	IRES. BITE	: : : : : :
1	11	: ! :	1
	10	TILEGAL	1
•	6	Ξ	1
-	∞	, , ,	•
	2 3 4 5 6 7 8 9 10 11 12 13 14 15	THEORY PARTY 1/0 SPARE THEGAL RES. BITE	古色温度于多兴年的遗传的 医克克克氏 机杂合 人名爱尔 医有原花的 人名 人名英国埃里斯斯 医毒素素 化二环烷基苯异丙基 医皮肤蛋白 人名英格兰
	9		1 1
	\$0	: 5	1
	*		1 1 1
	8		1
_	7	<u>.</u>	
-		- LO -	:
	0	13HOHH	

SET

BUILT-IN TEST FAULT. HARDMARE BUILT-IN IEST EQUIPMENT (BLIE) LANGR HAS BEEN DETECTED, BIT 13:

DEFINING (CODING, ETC.) THE BITE ERROR WHICH IS DETECTED. THIS CAN BE USED WITH BIT 13 TO GIVE A HORE COMPLLIE ERROR DESCRIPTION.

SPARE BITE. THESE BITS ARE FOR USE BY THE DESTGNER FOR FUTURE

BIT 14-15:



